Individual skill
flydsl-kernel-authoring
Comprehensive reference for authoring FlyDSL GPU kernels on AMD GPUs. Covers the layout algebra, tiled copy/MMA, buffer ops, loop-carried range loops, SharedAllocator (LDS), autotuning, and common patterns. Use when writing, reviewing, or understanding FlyDSL kernel code.
skills/flydsl-kernel-authoring/SKILL.md
Source commit e6ee0b7c2e78babc7c7240b34f3fea0a6f510a65
What was checked
- Matches the observed repository HEAD
- Yes
- Scanner rules are current
- No
- Repository scan complete
- No
- Skill scan complete
- No
- Observed behavior
- Not checked yet
- Last checked
- Nov 6, 2026
These are observations at the recorded commit, not a guarantee of safety. Review the source before running it.
Install this skill
Choose an agent in your Stack or copy a command below. Commands fetch the pinned commit and copy only this skill directory. Existing destinations are refused. Copying a command does not install anything.
An install command is unavailable: current rules, complete repository and skill scans, an eligible behavior level and a permitted license are required.
Repository context
- Repository stars (not skill ratings)
- 482
- Repository last updated
- Nov 7, 2026
- License
- MIT
Observed agent integration: No specific integration evidence. Standard SKILL.md installation does not imply verified compatibility.
- writing Derived category
Files and excerpt
File metadata and permitted, redacted excerpts come from the recorded scan. Source links are pinned to that commit.
Browse files
.federated.jsonasset · 334 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesSKILL.mdcore · 20,727 bytesevals/evals.jsonasset · 2,494 bytesevals/machine.ymlasset · 12 bytesreferences/data-movement.mddoc · 8,479 bytesreferences/environment-and-debugging.mddoc · 5,065 bytesreferences/layout-algebra.mddoc · 3,636 bytesreferences/mfma-and-reductions.mddoc · 3,418 bytesreferences/recipes.mddoc · 3,239 bytesskill-card.mddoc · 219 bytes
Read excerpt
# FlyDSL Kernel Authoring Skill
## Overview
FlyDSL is a Python DSL and MLIR-based compiler for writing high-performance GPU kernels on AMD GPUs (MI300X/MI350). It provides explicit layout algebra for controlling data movement, tiling, and memory access patterns. The layout system is the core abstraction that distinguishes FlyDSL from Triton/Gluon.
**Repository**: this checkout (examples below assume it is importable — see 12)
**Target GPU**: gfx942 (MI300X, CDNA3), gfx950 (MI350, CDNA4)
**Python**: 3.12, ROCm 7.2
**Scope (read this first)**: This skill is the **reference** — the full layout-algebra API
surface, per-op tables, MFMA/copy-atom catalogs, environment variables, and an exhaustive
troubleshooting list. Reach for it to *look something up* while writing or reviewing kernel
code. If instead you want a *guided, step-by-step procedure* that turns a kernel requirement